Thursday, October 6, 2016

EE2255 Digital Logic Circuits April May 2011 Question Paper

Anna University Chennai
Question Paper Code : 11315
Fourth Semester
Electrical and Electronics Engineering
(Regulation 2008)
Time : Three hours  Maximum : 100 marks
Answer ALL questions

Note: New Subject Code in R-2013 is EE6301

PART A — (10 × 2 = 20 marks)
1. State DeMorgan's theorem.
2. Why is MUX called as data selector?
3. Write the excitation table for JK flip flop.
4. Write the characteristics table for SR flip flop.
5. State the hazards in asynchronous sequential circuits.
6. What is the difference between asynchronous and synchronous sequential circuits?
7. Name the types of ROM.
8. Define fan in and fan out characteristics of digital logic families.
9. What are ASM?
10. When can RTL be used to represent digital systems?


Share This
Previous Post
Next Post

B.E Civil Engineer Graduated from Government College of Engineering Tirunelveli in the year 2016. She has developed this website for the welfare of students community not only for students under Anna University Chennai, but for all universities located in India. That's why her website is named as . If you don't find any study materials that you are looking for, you may intimate her through contact page of this website to know her so that it will be useful for providing them as early as possible. You can also share your own study materials and it can be published in this website after verification and reviewing. Thank you!


Pen down your valuable important comments below

Search Everything Here