Thursday, October 6, 2016

EE2255 Digital Logic Circuits April May 2011 Question Paper

Anna University Chennai
Question Paper Code : 11315
B.E./B.Tech. DEGREE EXAMINATION, APRIL/MAY 2011
Fourth Semester
Electrical and Electronics Engineering
EE 2255 — DIGITAL LOGIC CIRCUITS
(Regulation 2008)
Time : Three hours  Maximum : 100 marks
Answer ALL questions

Note: New Subject Code in R-2013 is EE6301

PART A — (10 × 2 = 20 marks)
1. State DeMorgan's theorem.
2. Why is MUX called as data selector?
3. Write the excitation table for JK flip flop.
4. Write the characteristics table for SR flip flop.
5. State the hazards in asynchronous sequential circuits.
6. What is the difference between asynchronous and synchronous sequential circuits?
7. Name the types of ROM.
8. Define fan in and fan out characteristics of digital logic families.
9. What are ASM?
10. When can RTL be used to represent digital systems?

Attachments:



Share This
Previous Post
Next Post

Pellentesque vitae lectus in mauris sollicitudin ornare sit amet eget ligula. Donec pharetra, arcu eu consectetur semper, est nulla sodales risus, vel efficitur orci justo quis tellus. Phasellus sit amet est pharetra

0 comments:

Pen down your valuable important comments below